

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450
Alexandria, Viginia 22313-1450
www.uspto.gov

APPLICATION NO.	r		Alexandria, Vinginia 22313-14.	50	
	FILING DATE	FIRST NAMED INVENTOR			
09/585,921	06/02/2000		ATTORNEY DOCKET NO.	CONFIRMATION NO	
		David Eppes	AMDA.478PA	6312	
	90 07/30/2003			0312	
Robert J Craw	ford				
Crawford PLLC 1270 Northland Drive Suite 390			EVAVOITA		
			EXAMII	EXAMINER NGUYEN, JIMMY	
			NGUYEN,		
St Paul, MN 55	5120				
			ART UNIT	PAPER NUMBER	
			2829		
			DATE MAILED: 07/30/2002		

DATE MAILED: 07/30/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		$\overline{}$
·	Applicati n N .	$A \rightarrow A \rightarrow$
	09/585,921	Applicant(s)
Office Action Summary	Examiner	EPPES ET AL.
		Art Unit
The MAILING DATE of this communication appe	Jimmy Nguyen	2858
A SHORTENED	are on the cover sneet with t	he correspondence address
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply w If NO period for reply is specified above, the maximum statutory period will Failure to reply within the set or extended period for reply will, by statute, calcarded patent for the mailing date of the communication.	(a). In no event, however, may a reply the ithin the statutory minimum of thirty (30)	pe timely filed
1) Responsive to communication(s) filed on 14 Ma		
3) Since this application is in condition in	action is non-final.	
Since this application is in condition for allowanc closed in accordance with the practice under Ex Disposition of Claims	e except for formal matters,	prosecution as to the merits is
Disposition of Claims	runo <i>Quayle</i> , 1935 C.D. 11	, 453 O.G. 213.
4) Claim(s) 1-31 is/are pending in the application.		
4a) Of the above claim(s) is/are withdrawn f	rom and the	
5) Claim(s) is/are allowed.	rom consideration.	
6)⊠ Claim(s) <u>1-31</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/or ele		
pplication Papers	ction requirement.	
9) The specification is objected to by the Examiner.		
10) The drawing(s) filed on injection in the injection injection in the injection injection in the injection	_	
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted of Applicant may not request that any objection to the	or b)⊡ objected to by the Exa	miner.
Applicant may not request that any objection to the draw 11) The proposed drawing correction filed on the draw in	ving(s) be held in abeyance. S	ee 37 CFR 1.85(a).
11) The proposed drawing correction filed on is: a If approved, corrected drawings are required in reply to		oved by the Examiner.
12) The oath or declaration is objected to by the Examine	this Office action.	
ority under 35 U.S.C. §§ 119 and 120	er.	
13) Acknowledgment is made of a 1 in a		
13) Acknowledgment is made of a claim for foreign prior a) All b) Some * c) None of:	ity under 35 U.S.C. § 119(a))-(d) or (f).
William Of Morie Of.		•
and depicts of the priority documents have	been received.	
- Third copies of the priority documents have	been received in Applicatio	n No
application from the International Bureau (F	cuments have been received PCT Rule 17.2(a)).	d in this National Stage
gricin is made of a claim for domestic priori	he und 05 to	
a) The translation of the foreign language provisional Acknowledgment is made of a claim for domestic priori a) Acknowledgment is made of a claim for domestic priori	ly under 35 U.S.C. § 119(e)	(to a provisional application).
Acknowledgment is made of a claim for domestic priori	ii application has been recei	ved.
	-, 5.1001 00 0.3.0. 99 120 a	Ind/or 121.
Notice of References Cited (PTO-892)	4) Interview Summan, (F	
		(1()-413) Paper No.(-)
Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	- Superior Superior (F	ent Application (PTO-152)

Art Unit: 2829

DETAILED ACTION

Response to Argument

The amendment filed 5/14/03 have been fully considered with the following effect;

The applicant argues that the heating element (16) of Hsu located external from the substrate (14) and therefore, it does not correspond with the claim invention. The examiner found this argument persuasive. However, upon further search the examiner makes new rejection.

The indicated allowability of claim 14 is withdrawn in view of the newly 1. discovered reference(s). Rejections based on the newly cited reference(s) follow.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that 1. form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United

Claims 1 – 31 are rejected under 35 U.S.C. 102(b) as being anticipated by Lipp 2. (US 5309090).

As to claims 1, Lipp discloses (fig 1) a method for manufacturing and analyzing a semiconductor die including;

Page 2

Art Unit: 2829

Forming a plurality of heating elements (2) in the die (5)

While operating the die (5, the die operate by connecting to the testing Apparatus from the control signal 1), selectively controlling (1) the heating elements (2) and therein using at least one of the heating elements (2) at least one adjacent portion of the die (5)

Analyzing the die via operation (by the testing apparatus connect with control signal 1, external control or tester, not shown, column 2 line 53 - 54).

As to claim 2, Lipp discloses (fig 1) selectively (1) controlling the heating elements (2) includes accessing a group of the heating elements (column 4 line 34 – 40) to heat at least one adjacent portion of the die (5) and wherein operating the die includes running a test pattern on a portion of the die suspected to cause a failure.

As to claim 3, Lipp discloses (fig 1) the method for manufacturing and analyzing a semiconductor die (5) the die includes electrically coupling the die (5) to a signal generator (external controller connect through signal line 1, not shown) adapted to supply test signals.

As to claim 4, Lipp discloses (fig 1) selectively (1) controlling the heating elements (2) includes accessing a group of the heating elements (column 4 line 34 –

Art Unit: 2829

40) to heat at least one adjacent portion of the die (5) and further including detecting that die (5) is malfunctioning (by the testing apparatus, not shown).

As to claims 5, 6, Lipp discloses (fig 1) the portion of the die (5) being heated at the time that a malfunction is detected and correlating the portion of the die being heated to a critical timing path.

As to claim 7, Lipp discloses (fig 1) the flip chip bonded die (5) and a wire bonded die.

As to claims 8, 9, Lipp discloses (fig 1) selectively controlling (1) the heating elements (2)and therein causing at least one of the heating elements (2) to draw power (9) in a manner that slows the operation of circuitry in at least one adjacent portion of the die (5).

As to claims 10, 11, Lipp discloses (fig 1) selectively controlling (1) the heating elements (2) includes causing a portion of the die (5) to heat to a selected temperature and selected at a sequence.

As to claims 12, 13, 21, Lipp discloses (fig 1) selectively controlling (1) the heating elements (2) includes causing at least two of the heating elements (2, from the plurality of IC, column 4 line 34-40) to generate heat, and wherein the at least two of the heating elements (2) are located sufficiently distant from each other so that the heat

Art Unit: 2829

from one does not interfere with heat from another one of elements the plurality of heating elements in the die includes grid of heating elements.

As to claim 14, Lipp discloses (fig 1) a method for manufacturing and analyzing a semiconductor die including;

Forming a plurality of heating elements (2) in the die (5)

While operating the die (5, the die operate by connecting to the power supply 9), selectively controlling (1) the heating elements (2) including

grouping the heating elements (2) into selected groups, each group having two or more heating elements (2);

causing the selected groups to heat in a sequence (by control line 1)

detecting (from the external controller, not shown) a response from the die (5) that indicates that the die is operating defectively; and

in response to detecting the defective operation, identifying the selected group being caused to heat when the response is detected; and selectively operating individual heating elements (2) of the selected group and therein causing at least one of the heating elements (2) to heat at least one adjacent portion of the die (5)

Analyzing the die via operation (by the testing apparatus connect with control signal 1, external control, not shown, column 2 line 53 - 54).

Art Unit: 2829

As to claims 15 - 20, 26, Lipp discloses (fig 1) detecting a temperature characteristic related to the heated portion of the die (5); and in response to the detected temperature characteristic (by the sensor 3), controlling the heating via a feedback loop, control register and using temperature sensor (3 and 4).

As to claims 22, 23, Lipp discloses (fig 1) a test system including Control (1) means for selectively causing at least one of the heating elements (2) to generate heat and to heat a portion of the die (5) therefrom;

Operating (by the power supply 9) means for operating the die (5); and

Detection (external tester throughout line 1) means for detecting a response from
the die (5).

As to claims 24, 30, Lipp discloses (fig 1) the testing device (not shown, connect throughout line 1, external tester) and the controller are included in a single testing arrangement

As to claims 25, Lipp discloses (fig 1) each heating element (2) includes at

Art Unit: 2829

least one of resistive metal, a transistor, a diode, doped metal and a polysilicon trace

Page 7

As to claims 27-29, 31, Lipp discloses (fig 1) a stage (obvious) to hole the die (5) and electrically couple the die to the testing device (computer not shown external tester, connect throughout line 1)

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jimmy Nguyen at (703) 306-5858. Any inquiry of a general nature of relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-4900.

JN. July 16, 2003

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800